24 décembre 2018 | International, C4ISR

The Army wants new tools to sense, disrupt and protect signals

By:

The Army will be hosting members of industry in 2019 to discuss opportunities on signals intelligence and electronic warfare, according to a December 2018 notice.

The Signals Intelligence/Electronic Warfare (SIGINT/EW) Future Opportunities and Terrestrial Layer System (TLS) Industry Day will be hosted Jan. 23 at Aberdeen Proving Ground, Maryland.

The Army has charted a path forward that includes integrating signals intelligence and electronic warfare systems into a single tool for greater synergy between the two disciplines. One of the first systems the Army is building on this front is the Terrestrial Layer System, an integrated EW and signals intelligence system that will provide a much-needed jamming capability to formations.

The Army is taking a multitiered approach to TLS, leveraging assessments, exercises and even deployments of quick-reaction capabilities to inform how the service will move forward on prototyping and providing much-needed capabilities, such as this one, to units.

Officials have noted that this approach differs from acquisition processes of the past.

“We hope to go faster, but with the authorities granted by Congress ... we think this rapid prototyping using the buy, try, decide method is going to be great for this rapid acquisition process,” said Col. Jennifer McAfee, director of the Training and Doctrine Command's capabilities manager for terrestrial and identity at the Intelligence Center of Excellence.

“Are we going to field this next week? Not necessarily, but we're talking fielding to the force in the next two to three years, not seven to 10 years.”

Industry's role will be to help provide prototypes that will reduce the risk of flaws in the final solution.

https://www.c4isrnet.com/electronic-warfare/2018/12/21/the-army-wants-new-tools-to-sense-disrupt-and-protect-signals

Sur le même sujet

  • The U.S. Navy’s New Drone Could Team Up With Stealth Fighters

    25 mai 2020 | International, Aérospatial

    The U.S. Navy’s New Drone Could Team Up With Stealth Fighters

    The U.S. Navy is spending $13 billion buying 72 MQ-25 Stingray tanker drones for its 11 aircraft carriers. The idea is for the Boeing BA-made MQ-25s to refuel manned fighters, extending their range while also relieving the fighter squadrons of their own tanking duties. But the MQ-25 always had potential to be more than just an aerial-refueler. With its stealthy airframe and high endurance, it could be a surveillance plane and even a light strike platform, too. At least one fleet community isn't waiting for the Navy and Boeing to adapt the MQ-25 to other missions. The fleet's airborne command-and-control weapons school at Naval Base Ventura County in Point Mugu, California, already thinks of the Stingray as more than a tanker. Robbin Laird, a military analyst and writer, spoke to Cmdr. Christopher Hulitt, the head of the school, and summarized the conversation at Second Line of Defense. Laird and Hulitt's main point is that the Navy is acquiring new aircraft with highly-sophisticated communications systems and sensors. The F-35C stealth fighter. The E-2D early-warning plane. The MQ-4C high-altitude drone. And the MQ-25. Where before, E-2s would fly over a maritime battle, detecting targets and relaying commands to fighters, now a new system is coming together. The F-35C, E-2D, MQ-4C and MQ-25 all possess the qualities of a sensor- and command-and-control platform. So instead of passing information just one way—from an E-2 to a fighter—in coming years info could begin moving in all directions. An F-35C in stealth mode might detect an enemy ship using its passive sensors and beam, via secure datalink, the target's general location to the nearby MQ-25 that just refueled the F-35C. The MQ-25 could hand off the data to an E-2D. The E-2D crew could instruct the operators of an MQ-4C to steer their drone toward the enemy ship's location. Once the MQ-4C pinpoints the ship, the E-2D could then pass the targeting data back to the F-35C as well as to other allied vessels and planes, all of which could fire missiles. Imagine this whole process happening in minutes. “It is about deploying an extended trusted sensor network, which can be tapped through various waveforms, and then being able to shape how the decision-making arc can best deliver the desired combat effect,” Laird wrote. The Navy hopes to deploy the first MQ-25s as early as 2024. https://www.forbes.com/sites/davidaxe/2020/05/22/the-us-navys-new-drone-could-team-up-with-stealth-fighters/#9bc4fd875e2e

  • Thales NS50 Radar to equip the Belgium Navy and the Royal Netherlands Navy Next Generation Mine Counter Measures Vessels (MCMV)

    20 janvier 2021 | International, Naval

    Thales NS50 Radar to equip the Belgium Navy and the Royal Netherlands Navy Next Generation Mine Counter Measures Vessels (MCMV)

    January 18, 2021 - The navies of Belgium and the Netherlands rely on Thales, Naval Group and KERSHIP shipyard to equip the 12 next generation Mine Counter Measures Vessels with NS50 radars for Air & Surface Surveillance with Fire Control capabilities. Through this contract for its new NS50 radar, Thales is proud to serve both the navies of Belgium and the Netherlands through the next generation MCMV contract with Kership - a joint venture between Naval Group and Piriou. The NS50 radar introduces a complete and high level of self-protection capability against air and surface threats for high value ships. The NS50 radar is a game changer: it is the world's first compact multi-mission 4D AESA (Active Electronically Scanned Array) radar available in the market for smaller vessels offering both Air and Surface surveillance with missile and Gun Fire control. The NS50 provides for the first time a complete and superior level of self-protection capability against air and surface threats for this category of high value MCM vessels. A strategic choice for small to medium vessels, the NS50 offers dual functions between air and surface surveillance and fire control. The nature of threats faced by Navies has never been more varied nor more challenging, ranging from next generation anti-ship missiles, robotic warfare and swarm attacks, to electronic warfare (jamming) as well as, overall, having to operate in a simultaneously conventional, asymmetric and hybrid threat environment. Time and quality of information are critical when facing this new array of unpredictable simultaneous threats. The NS50 provides maximum time on target for forces to evaluate the threat and take countermeasures while, at the same time, understanding what is around them to safeguard the ship and to protect their own allied forces. The NS50 is the world's most compact, affordable 4D multi-function naval radar in the market. It offers superior air and surface detection, tracking and classification performances providing highly accurate 4D target information required for rapid acquisition by short-range “fire and forget” Surface-to-Air-Missile Systems as well as fire control of ship-borne artillery against surface targets. It can defend against Unmanned Aerial Vehicle (UAV), low slow flying object, surface targets and in combination with small to medium caliber gun system. A fully software-defined sensor, the NS50 features a modular and scalable hardware architecture, making it equally suitable for combat boats, Offshore Patrol Vessels, MCMVs, auxiliaries and various other platforms. No other radar in this class up offers the NS50's flexibility and range of features, which are similar to those that do equip larger sized ships. Its full digital design implies that upgrades are possible at any moment and at any place and that, software modifications are simple for integrating new features. The NS50 meets today's cybersecurity requirements. The NS50 is part of the NS family of radars already operational within the Royal Netherlands Navy, providing enhanced situational awareness and contributing to regional stability in various parts of the world. “Navies are facing more complex, smaller, agile and faster moving simultaneous threats. The compact NS50 is a game changer – it brings the benefit of multi-mission air and surface surveillance, as well as fire control to combat boats, MCM vessels, OPA's and various other platforms. We are proud to work with Naval Group and Kership and supply an innovative radar to the Belgium and Netherland Navies for operational advantage”. Serge Adrian, Senior Vice-President Surface Radar activities, Thales. View source version on Thales Group: https://www.thalesgroup.com/en/group/journalist/press_release/ns50-radar-equip-belgium-navy-and-royal-netherlands-navy-next

  • DARPA Seeks to Make Scalable On-Chip Security Pervasive

    29 mars 2019 | International, C4ISR, Sécurité, Autre défense

    DARPA Seeks to Make Scalable On-Chip Security Pervasive

    For the past decade, cybersecurity threats have moved from high in the software stack to progressively lower levels of the computational hierarchy, working their way towards the underlying hardware. The rise of the Internet of Things (IoT) has driven the creation of a rapidly growing number of accessible devices and a multitude of complex chip designs needed to enable them. With this rapid growth comes increased opportunity for economic and nation-state adversaries alike to shift their attention to chips that enable complex capabilities across commercial and defense applications. The consequences of a hardware cyberattack are significant as a compromise could potentially impact not millions, but billions of devices. Despite growing recognition of the issue, there are no common tools, methods, or solutions for chip-level security currently in wide use. This is largely driven by the economic hurdles and technical trade-offs often associated with secure chip design. Incorporating security into chips is a manual, expensive, and cumbersome task that requires significant time and a level of expertise that is not readily available in most chip and system companies. The inclusion of security also often requires certain trade-offs with the typical design objectives, such as size, performance, and power dissipation. Further, modern chip design methods are unforgiving – once a chip is designed, adding security after the fact or making changes to address newly discovered threats is nearly impossible. “Today, it can take six to nine months to design a modern chip, and twice as long if you want to make that same design secure,” said Serge Leef, a program manager in DARPA's Microsystems Technology Office (MTO). “While large merchant semiconductor companies are investing in in-house personnel to manually incorporate security into their high-volume silicon, mid-size chip companies, system houses, and start-ups with small design teams who create lower volume chips lack the resources and economic drivers to support the necessary investment in scalable security mechanisms, leaving a majority of today's chips largely unprotected.” To ease the burden of developing secure chips, DARPA developed the Automatic Implementation of Secure Silicon (AISS) program. AISS aims to automate the process of incorporating scalable defense mechanisms into chip designs, while allowing designers to explore economics versus security trade-offs and maximize design productivity. The objective of the program is to develop a design tool and IP ecosystem – which includes tool vendors, chip developers, IP licensers, and the open source community – that will allow security to be inexpensively incorporated into chip designs with minimal effort and expertise, ultimately making scalable on-chip security pervasive. Leef continued, “The security, design, and economic objectives of a chip can vary based on its intended application. As an example, a chip design with extreme security requirements may have to accept certain tradeoffs. Achieving the required security level may cause the chip to become larger, consume more power, or deliver slower performance. Depending on the application, some or all of these tradeoffs may be acceptable, but with today's manual processes it's hard to determine where tradeoffs can be made.” AISS seeks to create a novel, automated chip design flow that will allow the security mechanisms to scale consistently with the goals of the design. The design flow will provide a means of rapidly evaluating architectural alternatives that best address the required design and security metrics, as well as varying cost models to optimize the economics versus security tradeoff. The target AISS system – or system on chip (SoC) – will be automatically generated, integrated, and optimized to meet the objectives of the application and security intent. These systems will consist of two partitions – an application specific processor partition and a security partition implementing the on-chip security features. This approach is novel in that most systems today do not include a security partition due to its design complexity and cost of integration. By bringing greater automation to the chip design process, the burden of security inclusion can be profoundly decreased. While the threat landscape is ever evolving and expansive, AISS seeks to address four specific attack surfaces that are most relevant to digital ASICs and SoCs. These include side channel attacks, reverse engineering attacks, supply chain attacks, and malicious hardware attacks. “Strategies for resisting threats vary widely in cost, complexity, and invasiveness. As such, AISS will help designers assess which defense mechanisms are most appropriate based on the potential attack surface and the likelihood of a compromise,” said Leef. In addition to incorporating scalable defense mechanisms, AISS seeks to ensure that the IP blocks that make up the chip remain secure throughout the design process and are not compromised as they move through the ecosystem. As such, the program will also aim to move forward provenance and integrity validation techniques for preexisting design components by advancing current methods or inventing novel technical approaches. These techniques may include IP watermarking and threat detection to help validate the chip's integrity and IP provenance throughout its lifetime. AISS is part of the second phase of DARPA's Electronics Resurgence Initiative (ERI) – a five-year, upwards of $1.5 billion investment in the future of domestic, U.S. government, and defense electronics systems. Under ERI Phase II, DARPA is exploring the development of trusted electronics components, including the advancement of electronics that can enforce security and privacy protections. AISS will help address this mission through its efforts to enable scalable on-chip security. DARPA will hold a Proposers Day on April 10, 2019 at the DARPA Conference Center, located at 675 North Randolph Street, Arlington, Virginia 22203, to provide more information about AISS and answer questions from potential proposers. For details about the event, including registration requirements, please visit: https://www.fbo.gov/index?s=opportunity&mode=form&id=6770487d820ee13f33af67b0980a7d73&tab=core&_cview=0 Additional information will be available in the forthcoming Broad Agency Announcement, which will be posted to www.fbo.gov. https://www.darpa.mil/news-events/2019-03-25

Toutes les nouvelles